


PAGE NO.	SCHEMATIC PAGE
1	Cover
2	Block Diagram
3	SOM
4	VAR-SOM-MXxx Connector
5	Power, Reset, Boot, RTC, EEPROM
6	uSD, Audio, CAN
7	Camera, HDMI, DP
8	Ethernet
9	PCIe
10	Debug UART, LEDs, SWs
11	LVDS, DSI, Touch
12	USB2 Host
13	USB3, uSATA
14	Headers

Schematics are for reference only.
Variscite LTD provides no warranty for the use of these schematics.
Schematics are subject to change without notice.


Document	Carrier
1.0	1.0 Initial
1.1	1.1 Released
1.2	1.1 Updated Block Diagrams Added SH1 wire short symbol Updated Compatibility value for SOM pins 68,69,176 Updated SOM pin 22 net name Fixed U2Z.B1, C113.1 net name Fixed R1-R2,R35-R38 net name
1.3	1.2 Removed SH1 wire short, J1.68 routed to capacitive touch Changed R29 to C185 Changed R123,R127 to N.C. Added resistors R130-132 Removed AD_Inx alternate function from VAR-SOM-MX8X Symbol Updated PCIe resistor assembly note Updated Parallel Camera MDIO_DP Note Fixed ETH1 pin names VAR-SOM-MX8X Symbol
1.4	1.2 Disconnected R129
1.5	1.2A Added VAR-SOM-MX8X-MINI Block Diagram and Symbol
1.6	1.2A PRE-RELEASE VERSION!!!! Subject to change without notice
1.7	1.2B Updated VAR-SOM-MX8X-MINI Symbol Changed U29,U30,U31 to P/N: FPF2193 Changed R60 to 47K
1.8	1.2C Update VAR-SOM-MX8X-MINI Symbol to V1.1 with side notes for v1.0B(Early access customers) Update VAR-SOM-MX8X-MINI Block Diagram POR circuitry fed by VCC, SOM; see U7 R60 R61 R40 R60 D5 Removed
1.9	1.2D Raise VCC_3V3 to Nominal 3.39V for VAR-SOM-MX8X-MINI/NANO power up threshold voltage requirement of >3.35V
1.10	1.2E Reference for new designs: (changes not implemented in V1.2 BRD) - Added x2 studs for heat plate support - Base, per_3v3 added new pole rate - U7 (Base POR circuit) added CB_WDOG resistor assembly options - U29 U30 U31 added assembly note - VAR-SOM-MX8X-NANO pins added with symbol pinout - VAR-SOM-MX8X Connector update - added NC on /7 assembly options - Power switch in OFF position with 0 ohm resistors - Ethernet magnetics - added two Manti Pulse & UDE: - Added RJ45 LEDs matched to SOM behaviour
1.11	1.3 Added VAR-SOM-MX8X-PLUS Preliminary Symbol and Block Diagram - Symbol is Pre Release. Version Subject to change without notice - All C1210 capacitor footprint updated to C1210_v0 - MS1 to MS6 not assembled
1.12	1.3A - ETH1 PHY clock filter U5 replaced with 49.9 Ohm /0603 resistor - Added design note for U5 and U18 and U10
1.13	1.4 - MS5 and MS6 location adopted to heatplate design - Layout - Update J1 Manufacturer P/N, NAME and footprint to represent the assembled part - Replace PCIe AC caps on FX lines with 0 ohm resistors - Updated VAR-SOM-MX8X-PLUS Symbol pins 1 58 80, swap pins 41 43 and 84 147 - J19 Modify Camera connector orientation - Remove U8 U10 analog switches on ETH1 - U9 revert to EM filter on RGMI1 RX clock line - Added RNT RNC RNS R151 R156 isolating stops on ETH1 RGMI1 signals - U26 footprint updated to D5 - Y1 G58 C67 updated - Support for VAR-SOM-EUL boot: - BOOT_MODE - R117 assembled - BOOT_MODE - Added FO H14 - USB4 PWR to HOST J23 always enabled - Remove R30 on pin J1 H52 to support SOM-MX8MP 2nd MPI-CSI Lane2 routing - J3 J300 pinout change
1.14	1.4A - Support for VAR-SOM-MX8MP USB OTG - - Changed U5.P4 pull for board identification, U21.9 connected to GPIO: - Changed R43,R130,R106 to N.C. - Changed R44,R132 to Assembled - * Changed Q4 P/N from: TPS27082L (EOL) to -> TPS27081A - * Updated VAR-SOM-MX8MP-PLUS Block Diagram, Symbol pins 36,38 names - * Added notes for SOM pins 29,79,84
1.15	1.4A Changes in v1.14/1.4A for R43,R44 were not implemented (part of board identification) and only appear in revision history: board identification implemented via EEPROM U5. Board identification required for Q3 to identify method of OTG ID used: P/N516X or GPIO
1.16	1.5 - Modified VCC_3V3 to 3.35V nominal for all SOMs. For VAR-SOM-MX8X-MINI/NANO, power up threshold voltage requirement of >3.35V is implemented using Q10,R152 - Added note for VAR-SOM-MX8X-MINI/NANO pin Q1
1.17	1.5 Updated note for I2C-B pull up resistors
1.18	1.5 - Updated note for PTN360438XY chip
1.19	1.5A - * Q10 changed to 2N7052P.215 - Transistor Q10 changed to 2N7052P to stabilize the SOM voltage in the OFF state. - Q10 transistor leakage current (IDG) changed the feedback current and increased the SOM voltage. - 2N7052P does not have SG diode that allowed IDSS to flow into the Gate - * SOM Pin 84 Note changed
1.20	1.6 Ethernet PHY replaced to ADIN1300 R22,R23,R35,R36 assembled with Ferrite Bead C185 assembled with 10K resistor, R30 not assembled U2 changed to CBTL020438 USB3 crossover switch changed to CBTL020438
1.21	1.6A Due to EOL: U25 changed to NLF182720H1A3D Due to allocation problems: U13 changed to SNE65H232QDHR
1.22	1.6B Due to allocation problems: U22,U29,U30,U31 changed to P/N: FPF2194
1.23	1.6C Added VAR-SOM-Ame2 Block Diagram and Symbol
1.24	1.7 Added VAR-SOM-MX93 Block Diagram and Symbol Temporary removed assembly note Added hand wired EXP_MDIO_EN line.
1.25	1.7A Due to allocation problems: U22,U29,U30,U31 changed to P/N: FPF2193
1.26	1.7B J29 changed to USB3090-30-A
1.27	1.7C Due to allocation problems: U2,U54 changed to P/N: TC7PC03215MT
1.28	1.7D C14, C15, C16, C17 Are NC due to compatibility issues with VAR-SOM-MX93 Rev 2.0, WBE Assembly option.
1.29	1.7D Added VAR-SOM-MX91 Block Diagram and Symbol
1.30	1.7D Logo updated

05. Power, Reset, Boot, RTC, EEPROM

12VDC INPUT
Main Switch




POWER DISCHARGE




SOM BOOTSTRP

Boot Options:
OFF : INT
ON : SD
Internal boot is from eMMC
MX6 for eMMC boot see additional changes note

For supporting MX6 eMMC boot option:
Remove R9
Assemble R56,R11
Note: Normal configuration is with NAND




5V/8A FROM PWR JACK






06. uSD, Audio, CAN


SD POWER




uSD CARD




CAN BUS




Headphones



Line In




DIGITAL MIC




Title 06. uSD, Audio,CAN			
Size A4	Document Number Symphony-Board	Project Symphony-Board	Rev 1.7D_R1.30
Designer: Aviad H.		Approved By:	
Date: Tuesday, August 05, 2025		Sheet 4 of 24	

07. Camera, HDMI, DP



MIPI-CSI



Note:
MIPI_CSI#A signals appears on bottom side of J19
as of SymphonyBoard V1.4.


J13: MX6/MX8-HDMI, MX8-DP, MX8X-CSI, MX8MP-2nd MIPI-CSI

Note for U32 (analog switch):
Switch is to enable support for the following adapters:
Parallel camera, HDMI, DisplayPoty and second MIPI-CSI .

Switch select controlled on adaptor will select between:

- 1) I2C#B which can export
VAR-SOM-MX8X: I2C3 Used by parallel camera
VAR-SOM-MX8: HDMI DDC Used by HDMI (GPIO1_22 in should be set High in SW)
- 2) LVDS#B_TX3 which can export:
VAR-SOM-MX8(DP assembly option): HDMI AUX used by DP

Switch can be omitted when designing for only one of the the above interfaces.




MX8MP signal note:
MX8MP - via 50mbps buffer on SOM
MX8MP - SOC IO
MX8MP - via 50mbps buffer on SOM
MX8MP - SOC IO
MIPI-CSI-D3_P diff. pair, for MX8MP
MIPI-CSI-D3_N diff. pair, for MX8MP



Title 07. Camera, HDMI, DP			
Size A3	Document Number Symphony-Board	Project Symphony-Board	Rev 1.7D_R1.30
Designer: Ayad H.		Approved By:	
Date: Tuesday, August 05, 2025		Sheet 5 of 24	

08. Ethernet


Header/Stub isolation resistors



Note:
Customer requiring usage of J30 header (located on bottom side) should assemble these resistors if not assembled by default

VDD_ENET for SOM-MX8/MX8X/MX8MP



Power for ENET1_RGMII IOs on SOM power fed from pin J1.38
For specific SOM listed above, requiring second ETH port on ENET1 this power should be set to 1.8V source from U11 PHY



S="I" B0<>A (MX6/SOLO): VCC_SOM (same as BASE_3V3 timing)
S="H" B1<>A (MX8/MX8X): ETH1_VDDIO_REG

Gigabit Ethernet (Internal)


LAYOUT NOTE:
Giga Ethernet Differential Pair, Follow Giga Ethernet routing guidelines.
Differential Impedance: 100 ohms




Title 08. Ethernet			
Size A3	Document Number Symphony-Board	Project Symphony-Board	Rev 1.7D_R1.30
Designer: Ayad H.		Approved By:	
Date: Tuesday, August 05, 2025		Sheet 6 of 24	

09. PCIe

PCIe CLK




mPCIexp




Title 09. PCIe			
Size A4	Document Number Symphony-Board	Project	Rev 1.7D_R1.30
Designer: Aviad H.		Approved By:	
Date: Tuesday, August 05, 2025		Sheet 7 of 24	

10. Debug, GPIO Exp, Buttons, LED

USB UART DEBUG




GPIO EXPANDER




In VAR-SOM-MX8 SOM pin 29 EXP_INT is referenced to 1.8V.
When using pin 29 as an input pin driven by higher input voltage, use an external voltage divider or limit the current using a series resistor to a maximum of 1mA.

GP BUTTON




GP LED





Title 10. Debug, GPIO Exp, Buttons, LED			
Size A4	Document Number Symphony-Board	Project	Rev 1.7D_R1.30
Designer: Aviad H.		Approved By:	
Date: Tuesday, August 05, 2025		Sheet 8 of 24	

11. LVDS, DSI, Touch



RESISTIVE TOUCH



CAPACITIVE TOUCH




Short circuit protection



LVDS DISPLAY A

LAYOUT NOTE:


LVDS Differential Pair, Follow LVDS routing guidelines. Differential Impedance: 100 ohms



LVDS DISPLAY B

LAYOUT NOTE:


LVDS Differential Pair, Follow LVDS routing guidelines. Differential Impedance: 100 ohms



MIPI DSI DISPLAY

LAYOUT NOTE:



LVDS Differential Pair, Follow LVDS routing guidelines. Differential Impedance: 100 ohms



Title 11. LVDS, DSI, Touch			
Size A4	Document Number Symphony-Board	Project Symphony-Board	Rev 1.7D_R1.30
Designer: Aviad H.		Approved By:	
Date: Tuesday, August 05, 2025		Sheet 9 of 24	

12. USB2 Host

USB2 Host




Title 12. USB2 Host			
Size A4	Document Number Symphony-Board	Project Symphony-Board	Rev 1.7D_R1.30
Designer: Aviad H.		Approved By:	
Date: Tuesday, August 05, 2025		Sheet 10 of 24	

SATA/USB select



```
SEL = LOW: A <-> B
SEL = HIGH: A <-> C
XSD = LOW: ON
XSD = HIGH: OFF
By default, lines routed to SATA
```




LAYOUT NOTE:
SATA Differential Pair, Follow
SATA routing guidelines.
Differential Impedance: 85 ohms
Length match +/-5mil

LAYOUT NOTE:


SATA Differential Pair, Follow
SATA routing guidelines.
Differential Impedance: 85 ohms
Length match +/-5mil

LAYOUT NOTE:

Layout Note
Place AC caps close
to the connector



USB TYPE C Circuitry



LAYOUT NOTE:

USB 3.0 Differential Pair, annotated with a ring around the pair. Follow USB 3.0 routing guidelines.
Differential Impedance: 90 ohms


PTN5150A_SEL

SEL=L, A-B


SEL=H, A-C

Usage of native USB_ID for iMX8MP requires patches not included in the formal release, pull up should be to 1.8V.
For simple OTG function for VAR-SOM-MX8M-PLUS Connect J1.72 GPIO to U22 PTN ID output - same solution applies also for VAR-SOM-MX8/8X/8M-MINI USBFB_OTG_ID can be left floating if not used.

Config Channel Logic Detection & Indication of Plug Orientation




5V Source Load Switch



USB Profile 1 = 5 V @ 2.1 A

LAYOUT NOTE:

USB 2.0 Differential Pair, annotated with a ring around the pair. Follow USB 2.0 routing guidelines.
Differential Impedance: 90 ohms



Title 13. USB3, uSATA

Size
A2Document Number
Case No. 08-1076

A3	Symphony-Board
----	----------------

Designer: Aviad H.
Date: Tuesday, August 05, 2025



Project	Country	Period
---------	---------	--------

Symphony-Board

Approved By:	
Sheet	11 of 24


14. Headers

Headers arranged for compatible alternate function



I2C_A has internal pulls in Camera buffer
I2C_B has internal pulls in MX6/MX8/MX8X/MX8MP SOMs.
For MX8MM/MX8MN/6UL SOMs - external pull ups should be added.

Headers arranged for partial compatible alternate function



COLD RESET ON WDOG_B EVENT for MX6/SOLO and 6UL SOMs

Listed above SOMs require short on headers to get "reboot" to function.
For all other watch dog looped on SOM

CB_WDOG_B	>> Symphony Board reset circuitry watch dog input	See J3.17
J1.57_EXT	>> SOM_6UL: PIN57 WDOG1_B	See J3.11
PWM#B_CPT_INT	>> MX6/SOLO: PIN68 WDOG1_B	See J18.1

USB#A Host VBUS power control

In order to control the USB#A HOST VBUS power a short is required:

CB-USB#A_HOST_PWR	>> Symphony Board U22 control input	See J3.12
J1.82-USB#A_HOST_PWR	>>	See J3.18


For complete header alternate function refer to "VAR-SOMs_Compatibility_and_Pinout.XLS " located at: ftp://ftp.variscite.com/SOM_Compatibility



Title 14. Headers			
Size A4	Document Number Symphony-Board	Project Symphony-Board	Rev 1.7D_R1.30
Designer: Aviad H.		Approved By:	
Date: Tuesday, August 05, 2025		Sheet 12 of 24	

02. Block Diagram VAR-SOM-MX6

Symphony-Board Doc rev 1.1



Pin2pin with additional VAR-SOM products. Please check pin-list document for details

Not Compatible



Title 02. Block Diagram VAR-SOM-MX6			
Size A3	Document Number Symphony-Board	Project Symphony-Board	Rev 1.7D_R1.30
Designer: Aviad H.		Approved By:	
Date: Sunday, August 17, 2025		Sheet 13 of 24	

Title 04. VAR-SOM-M05 Connector			
Size A2	Document Number Symphony-Board	Project Symphony-Board	Rev 1.7D_R1.30
Designer: <u>Ayild H.</u>		Approved By:	
Date: <u>Tuesday, August 05, 2025</u>		Sheet <u>14</u>	of <u>24</u>




02. Block Diagram VAR-SOM-MX8

Symphony-Board

Doc rev 1.1

VAR-SOM-MX8




Pin2pin with additional VAR-SOM products.
Please check pin-list document for details.

Not Compatible



Title 02. Block Diagram VAR-SOM-MX8			
Size A3	Document Number Symphony-Board	Project Symphony-Board	Rev 1.7D_R1.30
Designer: Aviad H.		Approved By:	
Date: Sunday, August 17, 2025		Sheet 15 of 24	


Title 04. VAR-SOM-M03 Connector			
Size A2	Document Number Symphony-Board	Project Symphony-Board	Rev 1.7D_R1.30
Designer: <u>Ayild H.</u>		Approved By:	
Date: <u>Tuesday, August 05, 2025</u>		Sheet <u>16</u>	of <u>24</u>



02. Block Diagram VAR-SOM-MX8M-MINI

Symphony-Board

Doc rev 1.1



Pin2pin with additional VAR-SOM products.
Please check pin-list document for details.

Not Compatible




Title 02. Block Diagram VAR-SOM-MX8M-MINI			
Size A3	Document Number Symphony-Board	Project Symphony-Board	Rev 1.7D_R1.30
Designer: Aviad H.		Approved By:	
Date: Sunday, August 17, 2025		Sheet 17 of 24	

02. Block Diagram VAR-SOM-MX8M-NANO

Symphony-Board

Doc rev 1.1



Pin2pin with additional VAR-SOM products.
Please check pin-list document for details.

Not Compatible



Title 02. Block Diagram VAR-SOM-MX8M-MINI			
Size A3	Document Number Symphony-Board	Project Symphony-Board	Rev 1.7D_R1.30
Designer: Aviad H.		Approved By:	
Date: Sunday, August 17, 2025		Sheet 19 of 24	

04. VAR-SOM-MX8M-NANO Connector



PIN NAMING MNEMONICS:

- "/" - Prefix number of "/" denotes alternate function number; none is ALT0=PAD name
- "/**/" - Prefix denotes pin connected to a configurable module on SOM; E.g. with "EC" pin ENET_TD3/////GPIO1_IO18/**/ETH_TRX0_P source is Ethernet PHY
- "a" - Prefix points to an alternate function optionally used or shared on SOM; Verify with SOM datasheet before using this pin;


SETUP NOTES FOR VAR-SOM-MX8M-MINI:

ESP_ENET_SEL - Set to Header
Pin 71, 80 to 100 levels running from WCC_S02 set on SOM;

02. Block Diagram VAR-SOM-AM62

Symphony-Board

Doc rev 1.0




Pin-compatible with other modules from the VAR-SOM Pin2Pin family

No pin2pin compatibility



Title 02. Block Diagram VAR-SOM-AM62			
Size A3	Document Number Symphony-Board	Project Symphony-Board	Rev 1.7D_R1.30
Designer: Aviad H.		Approved By:	
Date: Sunday, August 17, 2025		Sheet 21 of 24	

02. Block Diagram VAR-SOM-MX91



variscite

Title: 02. Block Diagram VAR-SOM-MX91


Size: A3	Document Number: Symphony-Board	Project: Symphony-Board	Rev: 1.7D_R1.30
Designer: Aviad H.		Approved By:	
Date: Sunday, August 17, 2025		Sheet: 21 of 24	

02. Block Diagram VAR-SOM-MX93

Symphony-Board

Doc rev 1.0

VAR-SOM-MX93



Pin-compatible with other modules from the VAR-SOM Pin2Pin family

No pin2pin compatibility




Title 02. Block Diagram VAR-SOM-MX93			
Size A3	Document Number Symphony-Board	Project Symphony-Board	Rev 1.7D_R1.30
Designer: Aviad H.		Approved By:	
Date: Sunday, August 17, 2025		Sheet 21 of 24	

02. Block Diagram VAR-SOM-MX8M-PLUS

Symphony-Board

Doc rev 1.1



Pin-compatible with other modules from the VAR-SOM Pin2Pin family

No pin2pin compatibility



Title 02. Block Diagram VAR-SOM-MX8MP			
Size A3	Document Number Symphony-Board	Project Symphony-Board	Rev 1.7D_R1.30
Designer: Aviad H.		Approved By:	
Date: Sunday, August 17, 2025		Sheet 21 of 24	




Pariscite			
Title 04_VAR-SOM-M093 Connector			
Size Custom	Document Number Symphony-Board	Project Symphony-Board	Rev 3.70_R130
Designer: Avital H.		Approved By:	
Date: Tuesday, August 05, 2025		Sheet: 22 of 24	

Variscite

Title 04_VAR-SOM-MX3MP Connector			
Size Custom	Document Number Symphony-Board	Project Symphony-Board	Rev 1.70_R1.2
Designer: Aviad H.		Approved By:	

02. Block Diagram VAR-SOM-MX8X

Symphony-Board Doc rev 1.1



Title 02. Block Diagram VAR-SOM-MX8X			
Size A3	Document Number Symphony-Board	Project Symphony-Board	Rev 1.7D_R1.30
Designer: Aviad H.		Approved By:	
Date: Sunday, August 17, 2025		Sheet 23 of 24	

04. VAR-SOM-MX8X Connector



Title: 04. VAR-SOM-MX8X Connector				
Size: A0	Document Number: SYMPHONY-BOARD	Project: SYMPHONY-BOARD	Rev: 1.0	Rev: 1.0
Designer: Arvid H.	Approved By: [Signature]	Approved Date: 24	of	24