

Sonata Board 1.1B



CONTENT

PAGE NO.	SCHEMATIC PAGE
02A	BLOCK DIAGRAM - DART-MX8M
02B	BLOCK DIAGRAM - DART-MX8M-MINI
02C	BLOCK DIAGRAM - DART-MX8M-PLUS
02D	BLOCK DIAGRAM - DART-MX95
02E	BLOCK DIAGRAM - DART-MX93
02F	BLOCK DIAGRAM - DART-MX91
03A	DART-MX8M
03B	DART-MX8M-MINI
03C	DART-MX8M-PLUS
03D	DART-MX95
03E	DART-MX93
03F	DART-MX91
04	POWER, RTC, BOARDID
05	ETH, uSD, AUDIO, MIPI-CSI
06	HDMI
07	PCIe, MIPI-DSI, UART DBG
08	USB C OTG, USB HOST
09	LCD, JTAG, I2C EXP, GPIO, SEC
10	HEADERS, MECHANICS
11	BOOT CONFIG & MODE
12	CAN FD INTERFACE
13	ETHERNET2

Disclaimer:

Schematics are for reference only.
Variscite LTD provides no warranty for the use of these schematics.
Schematics are subject to change without notice.

Revision History


Document	Carrier	Description
1.0	1.0	New layout to support DART-MX95, DART-MX93 & DART-MX91
1.1	1.1	1. Adding DT91 & DT93 block diagrams and symbols 2. DART-MX95 V1.1 J3.48 and J3.50 GPIO swap 3. Change IO EXP. #3 (U37) address to 0x22 4. SPI contention issue - U8.16 connect to U8.1 5. Remove R172 6. Combine R1 and R2. R1 removed, R2 changed to 174K and R3 changed to 31.6K 7. Connect 3.8 LED to regulator PGOOD pin 8. Buffer enable when RGB mode is off - Connect U26.7 to U37.2 9. Put RGMII filters on clock signals only. 10. Enable SOM_SNVS power by DIP SW when DT95 11. R28 changed to 1K 12. C205 changed to 1nF - solve DT95 boot always from eMMC 13. Remove SFP CLK EMI filtre L16 14. SFP RX p/n swap 15. Replace DT95 symbols 16. Add RGB 666 LCD connector - J36 17. Solve LDO RTC issue - Replace R102 and R106 with diode - Adding 1K resistr between 12V and U24 - Replace C136 to 10uF - Add voltage divider to Q10 to protect it fom burning 18. Trusted Platform Module (TPM) U60
1.2	1.1A	1. U5, U29, U47 changed to CBTLO2042BBQ,115 2. Logo updated
1.3	1.1B	2. U26 changed to NC

For complete alternate function per pin
and specific SOM please refer to:
"DART Compatibility and Pinout.XLS" located at:
ftp://ftp.variscite.com/DART_Compatibility



Title 01. Cover			
Size A3	Document Number Sonata Board	Project Sonata Board	Rev R1.1B_D1.3
Designer: Shay V.		Approved By:	
Date: Sunday, August 17, 2025		Sheet 1 of 23	

02A. Block Diagram - DART-MX8M



I2C BUS ADDRESS:

I2C1: Internal to SOM
I2C2: PU - 10K on U8
10K on custom
0x54 BOARD ID EEPROM Page0
0x55 BOARD ID EEPROM Page1
0x68 RTC
0x38 CAPACITIVE TOUCH CTRLR
0x3D USB-C CC Logic PTN5150ARXMP
0x3C CSI P1 Camera (1V8) OV5640

I2C3: PU - 5K on SOM
0x60 SOM - Int. power ctrl.
0x2D USB3 HUB
0xXX Header J12

I2C4: PU - 10K on U8
10K on custom
0x3C CSI P2 Camera (1V8) OV5640
0xXX Header J12
0xXX mPCIe J23 & J32


Important Notes:

1. Length match for HS signals according to SOM DS
2. USB routed as 90 ohm Diff pairs
3. PCIe/SATA routed as 85 ohm Diff pairs
4. LVDS routed as 100 ohm Diff pairs
5. Other fast changing signals routed as 50 ohm



Title 02A. Block Diagram - DART-MX8M			
Size A3	Document Number Sonata Board	Project Sonata Board	Rev R1.1B_D1.3
Designer: Shay V.		Approved By:	
Date: Sunday, August 17, 2025		Sheet 2 of 23	

02B. Block Diagram - DART-MX8M-MINI



I2C BUS ADDRESS:

- I2C1: Internal to SOM
- I2C2: PU - 10K on U8
10K on custom
0x54 BOARD ID EEPROM Page0
0x55 BOARD ID EEPROM Page1
0x68 RTC
0x38 CAPACITIVE TOUCH CTRLR
0x3D USB-C CC Logic PTN5150ARXMP
0x3C CSI P1 Camera (1V8) OV5640
- I2C3: PU - 5K on SOM
0x1A SOM - Int. CODEC
0x2D USB3 HUB
0xXX Header J12
- I2C4: PU - 10K on U8
10K on custom
0x3C CSI P1 Camera (1V8) OV5640
0xXX Header J12
0xXX mPCIe J23 & J32


Important Notes:

1. Length match for HS signals according to SOM DS
2. USB routed as 90 ohm Diff pairs
3. PCIe/SATA routed as 85 ohm Diff pairs
4. LVDS routed as 100 ohm Diff pairs
5. Other fast changing signals routed as 50 ohm



Title 02B. Block Diagram - DART-MX8MM			
Size A3	Document Number Sonata Board	Project Sonata Board	Rev R1.1B_D1.9
Designer: Shay V.		Approved By:	
Date: Sunday, August 17, 2025		Sheet 3 of 23	

02C. Block Diagram - DART-MX8M-PLUS



I2C BUS ADDRESS:

I2C1: Internal to SOM

I2C2: PU - 10K on U8
10K on custom
0x54 BOARD ID EEPROM Page0
0x55 BOARD ID EEPROM Page1
0x68 RTC
0x38 CAPACITIVE TOUCH CTRLR
0x3D USB-C CC Logic PTN5150ARXMP
0x3C CSI P1 Camera (1V8) OV5640

I2C3: PU - 5K on SOM
0x2D USB3 HUB
0xXX Header J12

I2C4: PU - 10K on U8
10K on custom
0x3C CSI P1 Camera (1V8) OV5640
0xXX Header J12
0xXX mPCIe J23 & J32

Important Notes:


1. Length match for HS signals according to SOM DS
2. USB routed as 90 ohm Diff pairs
3. PCIe/SATA routed as 85 ohm Diff pairs
4. LVDS routed as 100 ohm Diff pairs
5. Other fast changing signals routed as 50 ohm

variscite

Title: 02C. Block Diagram - DART-MX8MP

Size: A3	Document Number: Sonata Board	Project: Sonata Board	Rev: R1.1B_D1.3
Designer: Shay V.		Approved By:	
Date: Sunday, August 17, 2025		Sheet 4 of 23	

02D. Block Diagram - DART-MX95




Title 02D. Block Diagram - DART-MX95			
Size A3	Document Number Sonata Board	Project Sonata Board	Rev R1.1B_D1.3
Designer: Shay V.		Approved By:	
Date: Sunday, August 17, 2025		Sheet 5 of 23	

02F. Block Diagram - DART-MX91


Sonata Board

Doc rev 1.1




Title 02F. Block Diagram - DART-MX91			
Size A3	Document Number Sonata Board	Project Sonata Board	Rev R1.1B_D1.3
Designer: Shay V.		Approved By:	
Date: Sunday, August 17, 2025		Sheet 7 of 23	

03A - DART-MX8M Connectors




TOP
DART-MX8M_J1
CB



DART-MX8M_J2
CB


BOTTOM



LEFT

AT-MX8M_J3

CB



CSI2

Note: Pinname with /*/ prefix denotes a HW assy option.

03B -- DART-MX8M-MINI Connectors

*** Dotted nets - Functionality differ from DART-MX8M.

ETH/MDIO

I2C4

WIFI HOST WAKE

PCIE

CSI1

JTAG

BOOT MODE

SAI1 BOOT CFG

ECSP11

UART

LVDS/DSI

USB2

USB1

SOM VBAT

DART-MX8M-MINI_J1
CB
TOP

DART-MX8M-MINI_J2
CB
BOTTOM

DART-MX8M-MINI_J3
CB
LEFT

ETH/MDIO

CTRL:
ON/OFF, POR,
PMIC_ON, PMIC_STBY

QSPI A/NAND

PCIE

SD2
WiFi Shared

CODEC/SAI3

UART4 Shared w/BT

WDG + I2C2

SAI5 RX

SAI2 RX/TX

SAI1
BOOT CFG

UART

LVDS/DSI

SPDIF


GPIO1

CSI2





Note: Pinname with /*/ prefix denotes a HW assy option.

*** Dotted nets - Functionality differ from DART-MX8M. ***



Note: Pinname with /*/ prefix denotes a HW assv option.



Note: Pinname with /*/ prefix denotes a HW assy option.




05. ETH, uSD, AUDIO, MIPI-CSI

uSD CARD
SDR104

1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	32	33	34	35	36	37	38	39	40	41	42	43	44	45	46	47	48	49	50	51	52	53	54	55	56	57	58	59	60	61	62	63	64	65	66	67	68	69	70	71	72	73	74	75	76	77	78	79	80	81	82	83	84	85	86	87	88	89	90	91	92	93	94	95	96	97	98	99	100
---	---	---	---	---	---	---	---	---	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	-----


LAYOUT NOTE:

LAYOUT NOTE:
Place close to COM sensor.




MIPI-CSI0 + MIPI-CSI1

Connects to Variscite Custom MIPI-CSI2 Camera Board




NOTE:
1. I2C and GPIO run @ 1.8V

Timing diagram for 10GB/DSI SWs. The signal BASE_PER_JV3 is shown as a blue line with red dots indicating specific points of interest. The signal is high for most of the period and transitions to low for a short duration.



	5	1
--	---	---

	ETH 10G ref clk 156.25MHz I VDS
--	------------------------------------



...the


AUDIO

AUDIO

Gigabit Ethernet (Internal)


LAYOUT NOTE

Giga Ethernet Differential
Follow Giga Ethernet rout
guidelines.
Differential Impedance: 11




NOTE: In case no "EC" on SOM
Must feed NVCC, ENET with either 1 8/2 5/3 3V


Headphones




Line In



DIGITAL MIC



10G Ethernet SFP+
Copper/Fiber




SFP I2C ADDRESS= 0x50 & 0x51




Title 05. ETH, uSD, AUDIO, MIPI-CSI			
Size A2	Document Number Sonata Board	Project Sonata Board	Rev R1.1B_D1.3
Designer: Shiny V.		Approved By:	

HDMI PATH




```
R53 R66 R60 R77
REMOVE TO ACCESS
ALT FUNC. OF MXBMP ON:
HDMI_CEC
HDMI_HPD
HDMI_DDC_SCL
HDMI_DDC_SDA
```

HDMI EDGE CONNECTOR



HDMI REFCLK




Note for OSC2
Assembled for using DART-MX8M HDMI and eDP
- DC coupling and no termination tested with limited monitors to function properly upto 4K resolution.
- Customers designing for DART-MX8M required to modify to AC coupling and 604 Ohm termination



LAYOUT NOTE:
Place close to SOM connector

AC coupled differential low
swing clock (HCSL levels)



PCIe1 CLK DIST.




PCIe1 M.2 M Key Vertical Connector

DART-MX8MP MIPI-DSI ON PS
Compatible to Symphony J7+J8


PCIe2 M.2 M Key Vertical Connector




USB UART DEBUG



PCIe SWs




IMX95 SAI interface voltage is 3.3V




08. USB TYPE C, USB 3 HUB


USB#1 - DRP
USB TYPE C




5V Source Load Switch




USB HUB Bypass to Port A Connector




USB#2 - HOST
USB3.0 HUB




























USB3.0 Type-C crossbar switch




Config Channel Logic Detection & Indication of Plug Orientation



Note:
VBUS active discharge
replaced with bleeder




10. HEADERS, Mechanics, Pull Ups



11. BOOT CONFIG & MODE

		INT. BOOT		EXT. BOOT	
SAI1_RXD0(GPIO4_IO02)	CSI_P2_TRIG	BOOT_CFG00	0	0	Need to Enable PU in DTS; See pp. 5
SAI1_RXD1(GPIO4_IO03)	ENET1_MDC	BOOT_CFG01	0	0	
SAI1_RXD2(GPIO4_IO04)	ENET1_MDIO	BOOT_CFG02	0	0	
SAI1_RXD3(GPIO4_IO05)	ENET1_RGMII_RD0	BOOT_CFG03	0	0	
SAI1_RXD4(GPIO4_IO06)	ENET1_RGMII_RD1	BOOT_CFG04	0	0	
SAI1_RXD5(GPIO4_IO07)	ENET1_RGMII_RD2	BOOT_CFG05	0	0	
SAI1_RXD6(GPIO4_IO08)	ENET1_RGMII_RD3	BOOT_CFG06	0	0	
SAI1_RXD7(GPIO4_IO09)	ENET1_RGMII_RD3	BOOT_CFG07	0	0	
SAI1_TXD0(GPIO4_IO12)	ENET1_RGMII_TD0	BOOT_CFG08	0	0	
SAI1_TXD1(GPIO4_IO13)	ENET1_RGMII_TD1	BOOT_CFG09	0	0	
SAI1_TXD2(GPIO4_IO14)	ENET1_RGMII_TD2	BOOT_CFG10	0	1	
SAI1_TXD3(GPIO4_IO15)	ENET1_RGMII_TD3	BOOT_CFG11	0	0	
SAI1_TXD4(GPIO4_IO16)	ENET1_RGMII_TX_CTL	BOOT_CFG12	0	1	
SAI1_TXD5(GPIO4_IO17)	ENET1_RGMII_TXC	BOOT_CFG13	1	0	
SAI1_TXD6(GPIO4_IO18)	GP_LED4	BOOT_CFG14	0	0	
SAI1_TXD7(GPIO4_IO19)	CSI_P1_TRIG	BOOT_CFG15	0	0	



Notes:

- Sampled on rising edge of **POR_B**
- SOC PD during **POR_B** and after on **BOOT_CFG[15:0]** and **BOOTMODE[1:0]**
- BOOT_MODE[1:0] = "10"** is Internal Boot - Always used.
- Active boot cfg for one dip sw sel **EXTERNAL/INTERNAL**

DART-MX8M-MINI Notes:

- Boot config lines do not follow the Mini datasheet in full
DART-MX8M-MINI have added logic to be compatible to DART-MX8M

DART-MX8M-PLUS Notes:


- Boot configuration set only by **SAI1_TXD2** connected on DART via buffer to **BOOT_MODE0**

i.MX8M Plus Boot Mode

BOOT_MODE3	BOOT_MODE2	BOOT_MODE1	BOOT_MODE0	Boot Modes
0	0	0	0	Boot From Internal Fuses
0	0	0	1	USB Serial Download
0	0	1	0	USDHC3 (eMMC boot only, SD3 8-bit) Default
0	0	1	1	USDHC2 (SD boot only, SD2)


CustomBoard Net: BOOT_MODE0 SAI1_TXD2
EN_SOM_VBAT_3V3 BOOT_MODE1

DART-MX8MP BOOT MODE




Title 11. BOOT CONFIG & MODE			
Size B	Document Number Sonata Board	Project Sonata Board	Rev R1.1B_D1.3
Designer: Date:	Shay V. Sunday, August 17, 2025	Approved By: Sheet	21 of 23


12. CAN FD Interface




CAN PHY 5Mb/s Limited




CAN PHY 12Mb/s Reference Design Only!



DART-MX8MP CAN-FD



CAN PHY 12Mb/s Reference Design Only!






NOTE FOR U6A U23A
- Located on bottom side
- When assembling the ADM3058E IC removal of TCAN332 is a must!

Title 12. CAN FD Interface			
Size A4	Document Number Sonata Board	Project Sonata Board	Rev R1.1B_D1.3
Designer: Shay V.		Approved By:	
Date: Sunday, August 17, 2025		Sheet 22 of 23	

13. ENET1 Gigabit Ethernet


Straps:
LEDs - active HIGH, address 00001b
SOM PHY MDIO address 00000b




NOTE:
For DT8MP net SOM_VDD_PHY_1V8 connected to NVCC_SAI1_SAI5 which is an output from the DT8MPprogrammable PMIC LDO.

This output voltage will set SAI1 and SAI5 pads voltage level;
With DT8MCustomBoard-V1.x and earlier it is set to 3.3V. On DT8MCustomBoard-V2.x it is set to 1.8V for RGMII.

Bypass with 4.7uF min. 6.3V capacitor.



NOTE for U63:
Required for compatibility to DT8M & DT8MM where SAI1 levels are fixed to 3.3V;



NOTE:
Test points used to access DT8M & DT8MM SAI1 signals;
Levels are fixed to 3.3V by modules;
These test points located on the Print Side of the PCB.

SAI1_RXD2(GPIO4_IO04)	TP21
SAI1_RXD3(GPIO4_IO05)	TP33
SAI1_RXD4(GPIO4_IO06)	TP24
SAI1_RXD5(GPIO4_IO07)	TP28
SAI1_RXD6(GPIO4_IO08)	TP27
SAI1_RXD7(GPIO4_IO09)	TP32
SAI1_TXC(GPIO4_IO11)	TP23
SAI1_TXFS(GPIO4_IO10)	TP26
SAI1_TXD0(GPIO4_IO12)	TP29
SAI1_TXD1(GPIO4_IO13)	TP22
SAI1_TXD2(GPIO4_IO14)	TP30
SAI1_TXD3(GPIO4_IO15)	TP31
SAI1_TXD5(GPIO4_IO17)	TP25
SAI1_TXD4(GPIO4_IO16)	TP34

Title 13. Ethernet2			
Size A3	Document Number Sonata Board	Project Sonata Board	Rev R1.1B_D1.3
Designer: Shay V.		Approved By:	
Date: Sunday, August 17, 2025		Sheet 23 of 23	